## H.U. Spring 2011

Name: Bali Glorges

## PHY 233 Quiz II

- 1. The figure shows a flow chart and its state assignment. The input is (1)
- a. Prepare the present state-next state charts

(3 pts.)

b. Prepare the Karnaugh Maps for D<sub>A</sub> and D<sub>B</sub>


(6 pts.)

c. Convert the D<sub>B</sub> map to JK maps

(6 pts.)


d. Realize the circuit by Mux implementation

(6 pts.)




In the state transition diagram u & v are outputs

- a. What are the priorities in the state assignment map I? (6 pts.)
- b. What are the priorities in the state assignment map II? (6 pts.)
- c. What are the priorities in the state assignment map  $\Pi$ ? (6 pts.)



- 3. For the state transition diagram shown
  - a. Reduce the number of states by the method of grouping. (12 pts.)
  - b. Draw the reduced state transition diagram.


(5 pts.)



4. Answer 5 of the following 8 questions briefly:

 $(5x^2 = 35 pts.)$ 

- Why is clock suppression used?
- b. Why are Multiplexers used at the input of ADC's?
- Why is the Implication Chart method less useful than the grouping method?
- d. Why is the IFL of a Decade counter more complicated than that of a 4-bit MOD 16 Binary counter?
- What is the number of distinct state assignments for the ASM in Question 1?
- √f. Why is it unwise to branch on >1 asynchronous input?
- g. How do registers help to remove glitches at the output?
- Define "reduced input dependency"



The figure shows an ADC

a. Identify the 4 question marks

(5 pts.)

b. Describe the operation of the circuit

(5 pts.)

Good Luck

21+18+17+35+10=10