


PHY 233
Quiz II

1. a. Realize the state assignment for the state transition diagram (which has outputs R, S, and T.) such as to avoid output glitches.
(No points for other considerations. You may save time by answering on the blank map next to the diagram) (15 pts.)
- $\frac{8 \times 7 \times 6 \times 5 \times 4}{2^3 \times 3!} < \checkmark$ b. Calculate the number of DISTINCT state assignments. (5 pts.)



- ✓ 2. Assume that the state assignment shown is made for the state transition diagram of question 2 above.


- a. Prepare the Karnaugh maps for D_A , D_B , and D_C (12 pts.)
 b. Convert (only) the D_B map to J_B and K_B , and calculate them. (8 pts.)

CB	00	01	11	10
0	a	e		
1	b	c	d	

state assignment


- ✓ 3. For the state transition diagram shown

- a. Reduce the number of states by the *method of grouping* (12 pts.)
 b. Draw the reduced state transition diagram. (3 pts.)



4. a. Identify the computation performed by the circuit. *It's complement* (4 pts.)

- b. Label the 6 arrowed wires that go in/out of the control. (12 pts.)
(No points for Start and Clock)



- ✓ 5. The figure shows a memory chip. A stands for Address, ME and WE stand for Memory Enable and Write Enable. $N \times M$ Memory = N words of length M

- a. How many such chips would you need to construct a 16x16 memory? (5 pts.)
 b. Show how one constructs a 16X8 memory using this chip. (10 pts.)



6. Answer 3 of the following 4 questions. (3x5 = 15 pts.)

Note: The 4th answer will be ignored.

Assignment of next states must be

logically adjacent to the ones corresponding to be easily sensible.

- a. Define "reduced input dependency" logically adjacent to the ones correspond to be easily sensible.
 b. Why is clock suppression used? To wait for propagation delay to finish "for product" ab synchronous
 c. Why are analogue inputs multiplexed into a single ADC?
 d. What are the disadvantages of Mux realizations of ASM's? Many, space, slow "How gates" time.

Good Luck!

110 10 10
0010 110

$$2 \times 20 + 16 + 3 \times 15 = 101$$

4) a) The control loads the Pipo by the number to be complement,

It shifts the no, from S0 to S1 till the 1st one arrives after which A to SI & complement will be set.