## American University of Beirut

Department of Electrical and Computer Engineering
EECE 311 - Electronic Circuits
Spring 2010
Final Exam - June 5, 2010
Open Book - 180 minutes

NAME: $\qquad$ ID Number: $\qquad$

- Mark all your answers and ID number on the computer (Scantron) sheet.
- All problems are graded equally.
- Penalty is 5-to-1 (one to four wrong answers do not cancel a correct answer.)

Consider the circuit shown in Figure 1. Assume $V_{D D}=2.5 \mathrm{~V}$ and $R=4 \mathrm{~K} \Omega$. The MOSFET parameters are $k^{\prime}=200 \mu \mathrm{~A} / \mathrm{V}^{2}, V_{t}=0.5 \mathrm{~V}$, and $(W / L)=5 \mu \mathrm{~m} / 0.25 \mu \mathrm{~m}$.


Figure 1

1. What is the logic function of this gate?
a) NOT
b) BUFFER
c) NOR
d) NAND
e) $O R$
2. When the input is low (below the threshold voltage of the MOSFET), what is the output high voltage, $V_{O H}(\mathrm{in} \mathrm{V})$ ?
a) 1
b) 1.5
c) 2
d) 2.5
e) 0.5
3. What is the output low voltage, $V_{O L}$ (in V ), when the input voltage is at $V_{O H}$ ?
a) 0.15
b) 0.1
c) 0.08
d) 0.06
e) 0.3
4. Find the value of $V_{M}($ in V$)$, at which $V_{I N}=V_{\text {OUT }}$.
a) 1.3
b) 1.1
c) 1.0
d) 0.94
e) 0.90
5. Find the value of $V_{I L}$ (in V ) for this gate.
a) 0.550
b) 0.750
c) 0.625
d) 0.583
e) 0.563

Assume in the following three problems that the resistor value in the circuit is changed to $(991 \Omega)$, such that the value of $V_{O L}$ becomes equal to 0.3 V .
6. What is the average power dissipation of the gate (in mW )? Assume that the input voltage is high $50 \%$ of the time, and low $50 \%$ of the time.
a) 0.975
b) 1.44
c) 1.90
d) 2.34
e) 2.77

A load capacitor of 50 fF is now connected at the output of the gate.
7. At what time (in psec) does the output voltage reach 1.5 V , if the input switches from $V_{O H}$ to $V_{O L}$ at $t=0$. Hint: Determine the region of operation of the MOSFET for $t>0$.
a) 39.1
b) 63.0
c) 48.7
d) 134.7
e) 86.9
8. If the load capacitance increases from 50 fF to 100 fF , how would $t_{\mathrm{PHL}}$ change? $t_{\text {PHL }}$ increases by a factor of:
a) 100
b) 50
c) 2
d) 20
e) 5

The logic function $Y=\overline{(A+B) \cdot(C+D)}$ is to be implemented as a complex static CMOS gate, using a technology with $V_{D D}=3 \mathrm{~V}, k_{n}{ }^{\prime}=200 \mu \mathrm{~A} / \mathrm{V}^{2}, V_{t n}=0.5 \mathrm{~V}, k_{p}{ }^{\prime}=100 \mu \mathrm{~A} / \mathrm{V}^{2}$, and $V_{t p}=-0.4 \mathrm{~V}$.
9. What is the total number of transistors needed?
a) 12
b) 10
c) 6
d) 4
e) 8
10. What is the size (width in $\mu \mathrm{m}$ ) of the NMOS transistor whose gate terminal is connected to input $A$, if the standard inverter has $(W / L)_{N}=0.3 \mu \mathrm{~m} / 0.2 \mu \mathrm{~m}$.
a) 0.9
b) 0.3
c) 0.2
d) 1.2
e) 0.6
11. What is the static power dissipation (in $\mu \mathrm{W}$ ) of the resulting complex gate, given the sizes of transistors as determined in Problem 10.
a) 0
b) 66.9
c) 45.6
d) 83.4
e) 12.7
12. Inputs $A$ and $B$ to the gate are square waves and switch at a frequency of 500 MHz as shown below (the waveforms are shifted with respect to one another by quarter of a period). If $C=\bar{A}$ and $D=\bar{B}$, find the dynamic power dissipation of the gate (in $\mu \mathrm{W}$ ), if the gate is loaded by a 4 fF capacitor. Hint: First find the output waveform.

a) 90
b) 18
c) 36
d) 54
e) 72

The circuit shown in Figure 2 oscillates at a frequency of 19 KHz . The amplifier gain is $-K$ where $K$ is a positive real number. The phase shifter block $\Phi$ introduces a phase shift but does not affect the magnitude of the signal passing through it.


Figure 2
13. What is the phase shift (in degrees) introduced by the $R C$ section, at the oscillation frequency? Neglect loading effects.
a) -54.1
b) -50.0
c) -32.1
d) -39.2
e) -45.2
14. What must be the phase shift (in degrees) introduced by the $\Phi$ block at the frequency of oscillation in the previous problem? Neglect loading effects.
a) -147.9
b) -140.8
c) -134.8
d) -129.9
e) -125.9
15. Find the minimum amplifier gain $K$ needed to start oscillations.
a) 1.42
b) 1.56
c) 1.71
d) 1.18
e) 1.29

For the series-shunt feedback amplifier shown in Figure 3, assume that the MOSFET is biased such that $g_{m}$ is $5 \mathrm{~mA} / \mathrm{V}$, and that channel-length modulation is negligible. Also assume that: $R_{D}=10 \mathrm{~K} \Omega, R_{1}=100 \mathrm{~K} \Omega, R_{2}=10 \mathrm{~K} \Omega$. Use feedback techniques to analyze the circuit.


Figure 3
16. Find the gain of the "modified A" circuit, after breaking the feedback loop.
a) -24.2
b) -50
c) 24.2
d) 45.8
e) -45.8
17. Find the value of the feedback factor $\beta$.
a) 0.107
b) 0.083
c) 0.099
d) 0.091
e) 0.074
18. Find the closed-loop gain.
a) 9.58
b) 8.87
c) 8.27
d) 7.76
e) 10.4
19. Find the input resistance (in $\Omega$ ) with feedback.
a) 878
b) 956
c) 1033
d) 1109
e) 1184
20. Find the output resistance (in $\Omega$ ) with feedback.
a) 1551
b) 1774
c) 1654
d) 2085
e) 1916
21. The transistor shown has $g_{m}=1.2 \mathrm{~mA} / \mathrm{V}, r_{\pi}=3 \mathrm{k} \Omega, r_{o}=40 \mathrm{k} \Omega, C_{\mu}=2 \mathrm{pF}$, and $C_{\pi}=5 \mathrm{pF}$, with $R_{C}=10 \mathrm{k} \Omega$ and $C_{L}=8 \mathrm{pF}$.
The $3-\mathrm{dB}$ cutoff frequency of the small-signal response $v_{o} / v_{i}$ (in Mrad/s) is:
a) 10.4
b) 6.94
c) 12.5
d) 7.81
e) 5.68

22. The asymptotic magnitude Bode plot of the open-loop gain $A_{V}$ of an amplifier is shown, where $\omega_{p 1}=300 \mathrm{krad} / \mathrm{s}, \omega_{p 2}=6 \mathrm{Mrad} / \mathrm{s}$, and $\omega_{p 3}=40 \mathrm{Mrad} / \mathrm{s}$. The amplifier is to be used in a feedback configuration to provide a low frequency gain of nominally 10 (i.e. the feedback factor is $\beta=1 / 10=0.1$ ). If the amplifier is stabilized using shifted pole compensation, the lowest pole frequency (in krad/s) becomes:

a) 3.56
b) 5.33
c) 7.11
d) 8.89
e) 10.67
23. It is given that $g_{m 1}=1.2 \mathrm{~mA} / \mathrm{V}, R_{D 1}=10 \mathrm{k} \Omega$, $g_{m 2}=1 \mathrm{~mA} / \mathrm{V}$, and $R_{D 2}=19 \mathrm{k} \Omega$, with $r_{o 1}$ and $r_{o 2}$ very large. The body effect can be neglected. The current source is ideal. The small-signal differential voltage gain $v_{o} / v_{d}$ is: (Hint: use small-signal analysis.)
a) 12.5
b) 13.6
c) 14.7
d) 15.8
e) 16.9

24. In the circuit of the previous problem, the two MOSFET gates are now connected to a common input voltage $v_{i c m}$. Find the common-mode gain, $v_{o} / v_{i c m}$.
a) 0
b) -1
c) -1.2
d) -0.8
e) 0.8
25. The differential output resistance, across the $v_{O}$ output, in the circuit of Problem 23 is (in $k \Omega)$ :
a) 31
b) 29
c) 23
d) 27
e) 25

