American University of Beirut

DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING EECE 311 – Electronic Circuits (Sections 1 & 2) Spring 2008

HOMEWORK 6

Due Wednesday May 28, 2008 at 1:00 PM

Problem 1.

For a certain logic-circuit family, the basic technology provides an inherent limit in the voltage gain of 40 V/V, maximum (in absolute value). If, with a 2 V supply, the values of $V_{\rm OL}$ and $V_{\rm OH}$ are ideal, but $V_{\rm M}=0.45V_{\rm DD}$, what are the best possible values of $V_{\rm IL}$ and $V_{\rm IH}$? What are the best possible noise margins? If the actual noise margins are 0.75 times these values, what $V_{\rm IL}$ and $V_{\rm IH}$ result? What is the large-signal voltage gain, defined as the absolute value of $(V_{\rm OH}-V_{\rm OL})/(V_{\rm IH}-V_{\rm IL})$?

Problem 2.

For a certain logic-circuit family, the standard inverter, when loaded by a similar circuit, has an average propagation delay of 30 ps.

- a) If the current available to charge a load capacitance is half as large as that available to discharge the capacitance, what do you expect t_{PHL} and t_{PLH} to be?
- b) When an external capacitive load of 25 fF is added at the inverter output, its propagation delay increases by 70% (i.e. by a factor of 1.7). What do you estimate the combined capacitance of inverter input and output to be?
- c) If without the 25 fF load connected, and with the load inverter removed, the propagation delay is reduced by 40% (i.e. by a factor of 0.6), estimate the two components of capacitance found in (b).

Problem 3.

A CMOS microprocessor chip containing the equivalent of 10 million logic gates operates from a 1.8 V supply. The power dissipation is found to be 12 W when the chip is operating at 1.5 GHz, and 8 W when the chip is operating at 500 MHz.

- a) What is the power lost in the chip by the some clock-independent mechanism, such as leakage and other static currents?
- b) If 10% of the gates are assumed to be active at any time, what is the average gate load capacitance in such a design?

Problem 4.

- a) Use PSpice to simulate a CMOS inverter with $W_{\rm N}=0.24\mu{\rm m}$, $L_{\rm N}=0.18\mu{\rm m}$, $W_{\rm P}=1\mu{\rm m}$, $L_{\rm P}=0.18\mu{\rm m}$, in order to plot the voltage transfer curve (VTC), for $V_{\rm DD}=1.8$ V. Use the PSpice models posted on Moodle under Homework 2. Estimate using PSpice the noise margins and the value of $V_{\rm M}$ for this inverter.
- b) Use PSpice to simulate the transient response of the CMOS inverter of part (a) when loaded by a 30 fF (0.03 pF) capacitance from output to ground. Use the following input waveform and transient analysis statements:

```
vin inp 0 pwl 0 0 0.1n 0 0.15n 1.8 1.2n 1.8 1.25n 0 2n 0
.tran 1p 2n
.options reltol=1e-7
```

Estimate the values of t_{PHL} and t_{PLH} . Also, estimate the energy gained/lost by the load capacitor during the low-to-high and high-to-low output transitions.

Problem 5.

Design a CMOS full-adder circuit with inputs A, B, and $C_{\rm in}$, and outputs S and $C_{\rm out}$. The full adder output S is 1 if one or three inputs are 1, and $C_{\rm out}$ is 1 if two or more inputs are 1.

Problem 6.

Find appropriate sizes for the transistors used by the static CMOS XOR gate. Assume that the basic inverter has $(W/L)_N = 0.24 \mu \text{m}/0.18 \mu \text{m}$ and $(W/L)_P = 1 \mu \text{m}/0.18 \mu \text{m}$. What is the total area, including the required inverters?

Problem 7.

Show pseudo-NMOS realization of the function $Y = \overline{A \cdot (B + C + D)}$.