## American University of Beirut

Department of Electrical and Computer Engineering
EECE 311 - Electronic Circuits (Sections 1 \& 2)
Spring 2008

## HOMEWORK 6

Due Wednesday May 28, 2008 at 1:00 PM

## Problem 1.

For a certain logic-circuit family, the basic technology provides an inherent limit in the voltage gain of $40 \mathrm{~V} / \mathrm{V}$, maximum (in absolute value). If, with a 2 V supply, the values of $V_{\mathrm{OL}}$ and $V_{\mathrm{OH}}$ are ideal, but $V_{\mathrm{M}}=0.45 V_{\mathrm{DD}}$, what are the best possible values of $V_{\mathrm{IL}}$ and $V_{\mathrm{IH}}$ ? What are the best possible noise margins? If the actual noise margins are 0.75 times these values, what $V_{\mathrm{IL}}$ and $V_{\mathrm{IH}}$ result? What is the large-signal voltage gain, defined as the absolute value of $\left(V_{\mathrm{OH}}-V_{\mathrm{OL}}\right) /\left(V_{\mathrm{IH}}-V_{\mathrm{IL}}\right)$ ?

## Solution:

Ideal $V_{O H}=V_{D D}=2 \mathrm{~V}$
Ideal $V_{O L}=0 \mathrm{~V}$
VTC:
Output voltage


Slope in region between $V_{I L}$ and $V_{I H}=-40 \mathrm{~V} / \mathrm{V}$
Also: At $V_{I}=0.45 \times V_{D D}=0.9 \mathrm{~V}, V_{O}=0.9 \mathrm{~V}$
Equation of straight line between $V_{I L}$ and $V_{I H}: V_{O}=-40 V_{I}+b$
$\Rightarrow b=0.9+40(0.9)=36.9 \mathrm{~V} \quad \Rightarrow V_{O}=-40 V_{I}+36.9 \mathrm{~V}$
Intersection with $V_{O}=V_{O L}=0 \mathrm{~V}$ level: $V_{I}=V_{I H}=36.9 / 40=0.9225 \mathrm{~V}$
Intersection with $V_{O}=V_{O H}=2 \mathrm{~V}$ level: $V_{I}=V_{I L}=(2-36.9) /(-40)=0.8725 \mathrm{~V}$
Noise margins:
$N M L=V_{I L}-V_{O L}=0.8725 \mathrm{~V}$
$N M H=V_{O H}-V_{I H}=2-0.9225=1.0775 \mathrm{~V}$
If the actual noise margins are 0.75 times these values:
$N M L=V_{I L}-V_{O L}=V_{I L}=0.75 \times 0.8725=0.654 \mathrm{~V}$
$N M H=V_{O H}-V_{I H}=2-V_{I H}=0.75 \times 1.0775=0.808125 \mathrm{~V} \Rightarrow V_{I H}=1.192 \mathrm{~V}$
Large signal voltage gain $=$ Slope $=\left(V_{O H}-V_{O L}\right) /\left(V_{I H}-V_{I L}\right)=2 /(1.192-0.654)=3.7 \mathrm{~V} / \mathrm{V}$

## Problem 2.

For a certain logic-circuit family, the standard inverter, when loaded by a similar circuit, has an average propagation delay of 30 ps .
a) If the current available to charge a load capacitance is half as large as that available to discharge the capacitance, what do you expect $t_{P H L}$ and $t_{P L H}$ to be?
b) When an external capacitive load of 25 fF is added at the inverter output, its propagation delay increases by $70 \%$ (i.e. by a factor of 1.7). What do you estimate the combined capacitance of inverter input and output to be?
c) If without the 25 fF load connected, and with the load inverter removed, the propagation delay is reduced by $40 \%$ (i.e. by a factor of 0.6 ), estimate the two components of capacitance found in (b).

## Solution:

a) $t_{P}=0.5\left(t_{P H L}+t_{P L H}\right)$

If the current to charge the capacitor is half as large as the current to discharge it, this means that the time it takes to charge the capacitor is double the time it takes to discharge it. Therefore $t_{P L H}=2 t_{P H L}$.
$30 \mathrm{ps}=0.5\left(t_{P H L}+2 t_{P H L}\right) \Rightarrow t_{P H L}=20 \mathrm{ps}$, and $t_{P L H}=40 \mathrm{ps}$.
b) $t_{P}$ is proportional to $C$. Therefore $t_{P 2} / t_{P 1}=C_{2} / C_{1}=>1.7=\left(C_{1}+25 \mathrm{fF}\right) / C_{1}=>C_{1}=25 / 0.7=35.7 \mathrm{fF}=$ $C_{\text {in }}+C_{\text {out }}$. This is the combined capacitance of inverter input (load inverter) and output.
c) $t_{P 3} / t_{P 1}=0.6=\left(C_{3} / C_{1}\right)=C_{\text {out }} /\left(C_{\text {in }}+C_{\text {out }}\right)=C_{\text {out }} / 35.7 \Rightarrow C_{\text {out }}=0.6 \times 35.7=21.42 \mathrm{fF}$ $\Rightarrow C_{\text {in }}=35.7-12.85=14.28 \mathrm{fF}$

## Problem 3.

A CMOS microprocessor chip containing the equivalent of 10 million logic gates operates from a 1.8 V supply. The power dissipation is found to be 12 W when the chip is operating at 1.5 GHz , and 8 W when the chip is operating at 500 MHz .
a) What is the power lost in the chip by the some clock-independent mechanism, such as leakage and other static currents?
b) If $10 \%$ of the gates are assumed to be active at any time, what is the average gate load capacitance in such a design?

## Solution:

a) $P_{\text {dynamic }}$ is proportional to the frequency $f$.
$P_{\text {static }}$ is independent of $f$.
$P_{\text {total }}$ is therefore given by $P_{\text {total }}=P_{\text {dynamic }}+P_{\text {static }}=a . f+P_{\text {static }}$
At $1500 \mathrm{MHz}: 12=a \times 1500 \times 10^{6}+P_{\text {static }}$
At $500 \mathrm{MHz}: \quad 8=a \times 500 \times 10^{6}+P_{\text {static }}$
Therefore: $a=4 \times 10^{-9} \mathrm{~W} / \mathrm{Hz}$, and $P_{\text {static }}=8-4(0.5)=6 \mathrm{~W}$.
b) $P_{\text {dynamic }}$ is assumed to be due to charging and discharging of load capacitances.
$P_{\text {dynamic }}=C_{\text {switching }} V_{D D}^{2} f$
$C_{\text {switching }} V_{D D}=a=4 \times 10^{-9}$
Therefore $C_{\text {switching }}=a / V_{D D}{ }^{2}=4 \times 10^{-9} / 1.8^{2}=1.23 \mathrm{nF}$
This is the capacitance of $10 \%$ of the gates, that is 1 million gates.
Therefore, one gate capacitance is $1.23 \mathrm{nF} / 1$ million $=1.23 \mathrm{fF}$.

## Problem 4.

a) Use PSpice to simulate a CMOS inverter with $W_{\mathrm{N}}=0.24 \mu \mathrm{~m}, L_{\mathrm{N}}=0.18 \mu \mathrm{~m}, W_{\mathrm{P}}=1 \mu \mathrm{~m}, L_{\mathrm{P}}=0.18 \mu \mathrm{~m}$, in order to plot the voltage transfer curve (VTC), for $V_{\mathrm{DD}}=1.8 \mathrm{~V}$. Use the PSpice models posted on Moodle under Homework 2. Estimate using PSpice the noise margins and the value of $V_{\mathrm{M}}$ for this inverter.
b) Use PSpice to simulate the transient response of the CMOS inverter of part (a) when loaded by a 30 fF $(0.03 \mathrm{pF})$ capacitance from output to ground. Use the following input waveform and transient analysis statements:

```
vin inp 0 pwl 0 0 0.1n 0 0.15n 1.8 1.2n 1.8 1.25n 0 2n 0
.tran 1p 2n
.options reltol=1e-7
```

Estimate the values of $t_{P H L}$ and $t_{P L H}$. Also, estimate the energy gained/lost by the load capacitor during the low-to-high and high-to-low output transitions.

```
Solution
* cmos inverter
vdd pos 0 dc 1.8V
vin inp 0 0
* vin inp 0 pwl 0 0 0.1n 0 0.15n 1.8 1.2n 1.8 1.25n 0 2n 0
mn out inp 0 0 cmosn l=0.18u w=0.24u
mp out inp pos pos cmosp l=0.18u w=1u
.dc vin 0 1.8 1m
cload out 0 0.03p
* .tran 1p 2n
.options reltol=1e-7
.probe
* insert the TSMC mosfet models here
.end
```

The VTC is shown below.

$V_{M}$ is very close to $0.9 \mathrm{~V}(0.901 \mathrm{~V})$
From the plot of $\mathrm{D}(\mathrm{V}$ (out))
$V_{I L}=0.763 \mathrm{~V} \quad \Rightarrow N M L=0.763-0=0.763 \mathrm{~V}$
$V_{I H}=1.0181 \mathrm{~V} \quad \Rightarrow N M H=1.8-1.0181=0.782 \mathrm{~V}$

From the transient response:

$t_{\text {PHL }}=182.2 \mathrm{ps}$
$t_{\text {PLH }}=124.1 \mathrm{ps}$
Energy in the capacitor can be calculated as follows: Plot $i(c l o a d) *$ (out), and then estimate the area under the curve, to find $\int P d t$. Approximating the curve by a triangle, the area is around $5 \times 10^{-14}$ Joules, which is close to the theoretical value of $1 / 2 C V_{D D}{ }^{2}$.

## Problem 5.

Design a CMOS full-adder circuit with inputs $A, B$, and $C_{\text {in }}$, and outputs $S$ and $C_{\text {out }}$. The full adder output $S$ is 1 if one or three inputs are 1 , and $C_{\text {out }}$ is 1 if two or more inputs are 1 .

Solution:
$S=A \cdot \bar{B} \cdot \overline{C_{i n}}+\bar{A} \cdot B \cdot \overline{C_{i n}}+\bar{A} \cdot \bar{B} \cdot C_{i n}+A \cdot B \cdot C_{i n}$
$C_{\text {out }}=A \cdot B+B \cdot C_{\text {in }}+A \cdot C_{\text {in }}$
One possible static CMOS implementation that uses 28 transistors is shown below.


## Problem 6.

Find appropriate sizes for the transistors used by the static CMOS XOR gate. Assume that the basic inverter has $(W / L)_{N}=0.24 \mu \mathrm{~m} / 0.18 \mu \mathrm{~m}$ and $(W / L)_{P}=1 \mu \mathrm{~m} / 0.18 \mu \mathrm{~m}$. What is the total area, including the required inverters?

## Solution:

The worst case in PUN and PDN are two MOSFETs in series. Therefore, all MOSFETs should be twice the size of the corresponding inverter MOSFET. The NMOS transistors should be $0.48 \mu \mathrm{~m} / 0.18 \mu \mathrm{~m}$ and the PMOS transistors should be $2 \mu \mathrm{~m} / 0.18 \mu \mathrm{~m}$.

The total area is therefore:
4 NMOS transistors $\times 0.48 \mu \mathrm{~m} \times 0.18 \mu \mathrm{~m}+$
4 PMOS transistors $\times 2 \mu \mathrm{~m} \times 0.18 \mu \mathrm{~m}+$
area of two inverters (to invert the two inputs) $=$
$4 \times 0.48 \mu \mathrm{~m} \times 0.18 \mu \mathrm{~m}+4 \times 2 \mu \mathrm{~m} \times 0.18 \mu \mathrm{~m}+2 \times(0.24 \mu \mathrm{~m} \times 0.18 \mu \mathrm{~m}+1 \mu \mathrm{~m} \times 0.18 \mu \mathrm{~m})=$
$(4 \times 0.48+4 \times 2+2 \times 0.24+2 \times 1) \times 0.18 \mu^{2}=$
$2.232 \mu \mathrm{~m}^{2}$

## Problem 7.

Show pseudo-NMOS realization of the function $Y=\overline{A \cdot(B+C+D)}$.


