

Fall 2004

American University of Beirut Faculty of Arts and Science, Department of Computer Science

CMPS	255	final	exam	
CIMIL	400	TTTT	CAULI	

Digital Design and Computer Architecture

Exam duration: 2 hours

Prof. G. Beydoun

 ID:	
	ID:

- a. Students must use this question sheet for their answers
- b. Students can use the back side of each page for rough working

PART I (10 marks): 1 mark for each answer slot. Do not show working.

a) For each of the truth tables shown below write down the function representation in SOP form.

A _	В	<u>C</u>	<u> P</u>
0	X	0	1
0	1	1	1
0	1	X	1
1	X	X X	0

A	В	<u>C</u>	Q
	0	X	0
0	1	X	1
0	X 0	1	1
1	0	1	0
0	1	_0	1

P =	

b) The minterm SOP representation of the function Y(A, B) = -A - B is:

Y =

c) Consider the shown K-map:

CD	00	01	11	10
AB				
00	0	1	1	0
01	X	i	X	1_
11	0	X	X	1
10	0	1	0	0

For the shown K-map, write down the following:


In minimal SOP, F = ______
In minimal POS, F = _____

In minimal POS, ~F = _____






d) Write down the expression of the function f(A, B, C, D) implemented by the shown circuit. Note A and B are control inputs (i.e. select lines).



f =

e) R and S are implemented by the following circuits. Note B is the control input (i.e. the select line):



R =

S =

 $F(R, S) = RS + \sim R \sim S$

Write down F in terms of A and B:


 $F(A, B) = \underline{\hspace{1cm}}$





PART II (20 marks): Each question in this part is worth 1 mark. Do not show working.

1. 2. 3. 4. 5. 6. 7. 8.	(-29) = (0110101111) = Interfacing an ALU to data registers can be done with the logic macro The total number of states that n flip-flops can have is 4 registers in involved in the fetch cycle involve A device that can have three different output states is said to be To convert between serial and parallel, the type of register needed is Number of address bits needed in a 2 byte words addressable machine with 2048 bytes: (
Ans	swer questions 9 to 20 by ticking True (T) or False (F):		
9.	The number of instruction bytes during the fetch sequence is fixed	<u>T</u>	_ <u>F</u>
7. 10.	Memory organization: 10-bit address, 2048 words, 16 bits per word is possible	T	_ <u>F</u>
11.	The opcode and addressing mode for an instruction is obtained the felch	<u>T</u>	_ F
12.	DC is ingremented during fetch even for branch and jump instructions	<u>T</u>	- <u>*</u>
12	Mamory organization: 10-bit address, 1024 words, 128 bits per word is not possible	1	_ F
14	During the execute sequence, one or more additional words containing the	-	F
	operands for the current instruction will always be tetened from memory	<u> </u>	_ F
15.	The storage capacity for a 256k x 64 memory chip is 16 K.Bytes	<u>_</u>	_ <u>F</u>
16.	The addressing mode for MOVE d1.#5 for a Pentium CPU is direct	Ť	_ F
17.	10 bit oddress 512 words 64 bits per WOTG IS DOSSIDIC	1	_
18.	to registers reduces complexity	or conti	rosunii F
		<u>+</u>	_ r
19.	A Moore sequential network is a network with more output than input.	<u></u>	F
20.	Memory organization: 10-bit address, 16 words, 8 bits per word is not possible	1	_ ^r





Part III (13 marks):

A sequential circuit has one input X and one output Z. If the input X is 1, the circuit counts in the sequence: 011, 001, 110, 010, 111, 100, 101, 011, ... If the input X is 0, the circuit counts in the sequence: 011, 110, 001, 111, 010, 101, 100, 011, ... Each time the count is 100, the circuit outputs 1.

a) Draw the state diagram of the behaviour of the circuit (4 marks)

b) Give the transition table of the circuit (2 marks)

inction Z. Take J0 and K0 as the activ	ation for the Flip Flop storing the led	pflops to implement the circuit, and output ast significant bit of the state. (7 marks).
) =	K0 =	
1 =	K1 =	
2 =	K2 =	
<u></u>		





Part IV (8 marks):

b) (2 marks) The register transfer steps for bra #my_proc are:

d) (6 marks) Translate the following Java expression to assembly language. Use direct addressing mode assuming that d0 = a, d1 = b, d2 = c

```
int a = 0, b = 2, c = 1;

while (c < (a+b))

{

    a = c + b;

    if (a < 5) b ++;

    c++;

}
```

