EECE Y21

PROF. MANSOUR

DEPT. OF ELECTRICAL AND COMPUTER ENGINEERING AMERICAN UNIVERSITY OF BEIRUT EECE 421 – COMPUTER ARCHITECTURE EXAM 2 – FALL 2009

| NAME: | |
|-------------|--|
| <u>ID</u> : | |



INSTRUCTIONS:

- THE EXAM IS CLOSED-BOOK/CLOSED-NOTES.
- THE DURATION OF THE EXAM IS TWO HOURS AND 30 MINUTES.
- CELL PHONES ARE NOT ALLOWED INTO THE EXAMINATION ROOM.
- WRITE YOUR NAME AND ID-NUMBER IN THE SPACE PROVIDED ABOVE.
- THE EXAM IS MULTIPLE CHOICE.
- USE THE SCANTRON SHEET TO MARK THE APPROPRIATE ANSWER FOR EACH QUESTION.
- MARK YOUR NAME, STUDENT ID, AND THE VERSION OF YOUR EXAM ON THE SCANTRON CARD.
- USE ONLY PENCIL TO MARK THE SCANTRON CARD.
- CHOOSE THE BEST ANSWER FROM THE FIVE POSSIBLE ANSWERS LISTED IN EACH QUESTION.
- IN SOME QUESTIONS, MORE THAN ONE CHOICE MAY BE A VALID ANSWER. SELECT THE <u>BEST</u> CHOICE YOU THINK IS THE MOST APPROPRIATE ANSWER TO THE QUESTION.
- ALL QUESTIONS ARE EQUALLY WEIGHTED.
- READ THE QUESTIONS CAREFULLY BEFORE ANSWERING.
- BUDGET YOUR TIME APPROPRIATELY.
- SUBMIT THE QUESTION SHEET TOGETHER WITH THE SCANTRON CARD AT THE END OF THE EXAM.
- CHECK YOU HAVE A TOTAL OF 11 PAGES.





Problem 1: In-order Issue Scheduling using a Scoreboard (Answer questions Q1 to Q7)

Consider a MIPS pipeline with a floating-point unit (FPU). The FPU contains one adder, one multiplier, and a load/store unit. The adder has a **3-cycle** latency and is fully pipelined. The multiplier has a **5-cycle** latency and is fully pipelined. Assume that loads and stores take **3 cycles** to execute (plus **1** cycle for the write-back stage for loads).

The floating-point registers are separate from the integer registers. There is a single write-back port to each register file. In case of a write-back conflict, the older instruction writes back first. FP instructions (and loads writing FP registers) must spend one cycle in the WB stage before their result can be used. Integer results are available for bypass the next cycle after issue.

Issuing of instructions to function units is done using a scoreboard. Instructions issue in order. Remember in this scheme, an instruction is issued if it does not create a WAW hazard with any previous instruction that has not written back. Recall also that the WB stage is only relevant for FP instructions (integer instructions can forward results).

Q1. How does the scoreboard eliminate WAR hazards?

- a) It does not. Instructions cannot issue if they create WAR hazards.
- b) WAR hazards cannot occur because instructions write back results in order.
- c), WAR hazards cannot occur because instructions issue in order.
- d) By applying register renaming
- e) None of the above choices is true, or more than one of the above choices is true.



- a) Instructions can execute and write back results out of order.
 - b) Instructions can execute out of order but must write back results in order.
- /c) Integer ALU instructions execute and write back results in order.
 - d) Structural hazards cannot be eliminated. The programmer must ensure structural hazards do not occur.
- (e) None of the above choices is true, or more than one of the above choices is true.

Now, refer to the code segment shown in Table 1. Schedule this code using the scoreboarding technique. Use the scoreboard shown in Table 2 to fill your intermediate steps. Then answer questions **Q3** to **Q7**. The first two rows have been completed for you. Assume instruction I1 is issued on cycle 0.

Q3. Which of the following is true about instruction 12?

- a). Issues on cycle 4; writes back on cycle 9.
- b) Issues on cycle 3; writes back on cycle 8.
- c) Issues on cycle 5; writes back on cycle 9.
- d) Issues on cycle 1; writes back on cycle 6.
- e) None of the above choices is true, or more than one of the above choices is true.

Q4. Which of the following is true about instruction 13?

- a) Issues on cycle 9; writes back on cycle 12.
- b) Issues on cycle 10; writes back on cycle 14.
- (c) Issues on cycle 10; writes back on cycle 13.
- d) Issues on cycle 5; writes back on cycle 8.
- e) None of the above choices is true, or more than one

Q5. Which of the following is true about instruction I4?

- a) Issues on cycle 8.
- b) Issues on cycle 9.
- c) Issues on cycle 10; Registers F2 and R2 are reserved for writes on this cycle.
- d) Issues on cycle 11; Registers F3 and R2 are reserved for writes on this cycle.
- (e) None of the above choices is true, or more than one of the above choices is true.

Q6. Which of the following is true about instruction I6?

- a) Issues on cycle 12; writes back on cycle 15.
- (b)) Issues on cycle 16; writes back on cycle 21.
- c) Issues on cycle 11; writes back on cycle 14.
- d) Issues on cycle 15; writes back on cycle 20.
- e) None of the above choices is true, or more than one of the above choices is true.



Q7. Instruction I7 writes back its result on cycle:

- a) Issues on cycle 12; writes back on cycle 24.
- b) Issues on cycle 16; writes back on cycle 21.
- (c) Issues on cycle 22; writes back on cycle 25.
- d) Issues on cycle 15; writes back on cycle 26.
- e) None of the above choices is true, or more than one of the above choices is true.

Table 1: Code segment for Problem 1.

| I3 FADD F3 F2 F0 I4 ADDI R2 R2 8 I5 LD F1 7 (R2)) | I1 | LD | F1, 7(R2) |
|--|------------|------|--------------|
| 14 ADDI R2, R2, 8 15 LD F1, 7(R2) | I2 | FMUL | F2, F1, F0 |
| I5 LD F1, 7(R2) | I3 | FADD | F3, F2, F0 |
| | I4 | ADDI | R2, R2, 8 |
| 16 FMUL F2, F1, \$1 | I5 | LD | F1, 7(R2) |
| | I6 | FMUL | F2, F1, F1 |
| 17 FADD F2 F2, F3 | I 7 | FADD | F2 c F/2, F3 |

| 175 | GIN | = | | | Tabl | e 2: S | core | board | l for | Prob | lem 1 | • | | | |
|-------|-------------------|---------|----|------------------|--|--------|-------|---------|--------|------|-------|-----|----|--------|---------------------|
| Instr | b _{Time} | | | | | Fun | ction | al Ur | it Sta | itus | | | | | FP Registers |
| Issue | (cycles) | INT (1) | LC | OAD | (3) | FA | ADD | (3) | | FN | ⁄UL (| (5) | | WB (1) | Reserved for Writes |
| I1 | 0 | | F1 | and the sales ha | A DESCRIPTION OF THE PERSON OF | | | | | | | | | | F1 |
| | 1 | | | F1 | | | | | | | | | | | F1 |
| | 2 | | | | FI | | | | | | | | | | TI |
| | 3 | | | | | | | | | | | | | FI | FI |
| I2 | 4 | | | | | | | | F2 | | | | | | F2 |
| | 5 | | | | | | | | | F2 | | | | | F ₂ |
| | 6 | | | | | | | | | | F2 | | | | F2 |
| | 7 | | | | | | | | | | | F2 | | | F2 |
| | 8 | | | | | | | | | | | | F2 | | F2 |
| | 9 | | | | | | | | | | | | | F2 | F2 |
| I3 | 10 | 1 | | | | F3 | | | | | | | | | F3 |
| III | 11 | R2 | 1 | | | | F3 | | | | | | | | F3 |
| I5 | 12 | | FI | | | | | F3 | | | | | | | F1, F3 |
| | 13 | | | FI | | | | | | | | | | F3 | F1,F3 |
| | 14 | | | | FI | | | | | | | | | | FI |
| | 15 | | | | | | | | | | | | | FI | FI |
| I6 | 16 | | | | | | | | F2 | | | | | | F2 |
| | 17 | | | - | | | | | | F2 | | | | | F2 |
| | 18 | | | | | 13 | | | | | F2 | | | | +2 |
| | 19 | | | | | | | | | | | F2 | | | F2 |
| | 20 | | | | | | | | | | | | F2 | | F2 |
| | 21 | | | | | | | | | | | | | F2 | F2 |
| E | 22 | | | | | F2 | | | | | | | | | Ŧ2 |
| | 23 | | | | | | F2 | | | | | | | | F2 |
| | 24 | | | | | | | F2 | | | | | | | F2 |
| | 25 | | | | | | | | | | | | | F2 | F2 |
| | 26 | | | | | | | | | | | | | | |
| | 27 | | | | | | | <u></u> | | | | | | | |

Problem 2: Out-of-Order Scheduling (Questions Q8 to Q31)

In this problem, we examine the execution of the code segment in Table 3 on the following out-of-order processor.




Table 3: Code segment for problem 2.

| I1 | LD | F1, 7(R2) |
|------------|------|------------|
| 12 | FMUL | F2, F1, F0 |
| I3 | FADD | F3, F2, F0 |
| I4 | ADDI | R2, R2, 8 |
| I5 | LD | F1, 7(R2) |
| I6 | FMUL | F2, F1, F1 |
| I 7 | FADD | F2, F2, F3 |



Assumptions:

- All functional units are pipelined
- ALU operations take 1 cycle (1c)
- Memory operations take 3 cycles (3c) (1 cycle in ALU, followed by 2 cycles in MEM)
- Floating-point add (FADD) instructions take 3 cycles (3c)
- Floating-point multiply (FMUL) instructions take 5 cycles (5c)
- Floating-point registers are separate from the integer registers.
- There is a single write-back port to the FP register file and the INT register file (one port common to both). In the case of a WB conflict, the older instruction writes back first.
- Instructions are fetched and decoded in order
- The issue stage is a buffer (issue buffer or ROB) of unlimited length that holds instructions waiting to start execution.
- An instruction will only enter the issue stage if it does not cause a WAR or WAW hazard
- Only one instruction can be issued (to function units) at a time, and in case multiple instructions are ready, the oldest one will go first
- There is no bypassing (for both integer and FP instructions). All instructions must spend one cycle in WB stage before their results can be used.

This problem consists of three parts.

- Part 1: Questions Q8 to Q13
- Part 2: Questions Q14 to Q19
- Part 3: Questions Q20 to Q31

Part 1: You are asked to schedule the code shown in Table 3. In this scheduling method, remember that an instruction enters the issue stage if it does not cause a WAR or WAW hazard. There is no register renaming. Use Table 4 to schedule the code, and then answer questions **Q8** to **Q13**. The first row has been completed for you. In Table 4, the column 'Decode → Issue' means that the instruction has entered issue stage (operands have been read, a slot in the issue buffer has been reserved). The column "Issued"

means the instruction has started to execute.

Table 4: Scheduling table

| | Tin | ne (cycle) | | | | C | 7 |
|----|-------------------------------------|---------------------------|----|------|------|------|------|
| | Decode → Issue (enter issue buffer) | Issued (start to execute) | WB | OP | dst | srcl | src2 |
| I1 | 0 | 1 | 4 | LD | F1 | R2 | |
| I2 | 1 | 5 | 10 | FMUL | F2 | F1. | F0 |
| I3 | 2 | 1(1 | 14 | FADD | F3 | F2 | F0 |
| I4 | 5 | 6 | 7 | ADDI | R2 . | R2 | |
| 15 | | 12 | 15 | LD | F1 | R2 | |
| 16 | 15 | 16 | 21 | FMUL | F2 | F1 | F1 |
| 17 | 22 | 23 | 26 | FADD | F2 | F2 | F3 |

Latencies: ALU 1c, MEM 3c, FADD 3c, FMUL 5c, WB 1c. No forwarding.

| Q8. Inst | ruction I2 | enters i | ssue stage on cycle, starts to execute on cycle, enters WB stage on cycle: |
|-----------|-------------------|------------------|--|
| a) | 1, | 4, | 9 |
| b) | 1, | 5, | 11 |
| (c) | 1, | 5, | 10 |
| d) | 1, | 4, | 10 |
| e) | None of | the abov | ve choices is true, or more than one of the above choices is true. |
| Q9. Inst | ruction I3 | enters i | ssue stage on cycle, starts to execute on cycle, enters WB stage on cycle: |
| a) | 2, | 10, | 13 |
| (b) | 2, | 11, | 14 |
| (c) | 6, | 7, | 10 |
| d) | 2, | | 16 |
| e) | | the abov | ve choices is true, or more than one of the above choices is true. |
| Q10. | Instructi | on I4 ent | ters issue stage on cycle, starts to execute on cycle, enters WB stage on cycle: |
| a) | | 16, | 17 |
| b) | 4, | 6, | 7 |
| c) | | 16, | |
| (d) | 5, | 6, | |
| (e) | None of | the abov | ve choices is true, or more than one of the above choices is true. |
| Q11. | Instructi | on I5 en | ters issue stage on cycle, starts to execute on cycle, enters WB stage on cycle: |
| (a) | 11, | 12, | 15 |
| 6 | 8, | 9, | 12 |
| c) | 8, | 9, | 13 |
| d) | 18, | 19, | 22 |
| e) | | | ve choices is true, or more than one of the above choices is true. |
| Q12. | Instructi | on I6 en | ters issue stage on cycle, starts to execute on cycle, enters WB stage on cycle: |
| a) | | 15, | 20 |
| b) | | 17, | 22 |
| | 15, | 16, | 21 |
| di | 12, | 16, | 21 |
| e) | | | ve choices is true, or more than one of the above choices is true. |
| <i>C)</i> | | | |
| Q13. | Instructi | ion I7 en | ters issue stage on cycle, starts to execute on cycle, enters WB stage on cycle: |
| a) | 22, | 23, | 28 |
| b) | 21, | 22, | 25 |
| c) | 23, | 24, | 27 |
| (d) | 22, | 23, | 26 |
| e) | None of | the abo | ve choices is true, or more than one of the above choices is true. |

Part 2: Repeat Part 1 above now with register renaming (both integer and FP registers). Assume you are given an unlimited number of renaming resources (size of issue buffer/ROB is unlimited). The instructions are committed in order and only one instruction may be committed per cycle. The earliest time an instruction can be committed is one cycle after write back.

First rename the appropriate registers in Table 3 then perform scheduling. Use the register names T0, T1, T2, etc. (in ascending order) when renaming the registers as they appear in program order. Since you have an unlimited number of register names, you should use a new register name each time a register is written. Use the table below to write your schedule. The column 'committed' refers to the cycle when the instruction actually commits. The first row has been completed for you. Answer questions **Q14** to **Q19**.

| | | Time (cycle) | | | | = | | | |
|----|--|---------------------------|----|-----------|------|-----|------|------|---|
| | Decode → Issue (enter issue buffer) | Issued (start to execute) | WB | Committed | OP | dst | src1 | src2 | |
| 11 | 0 | 1 | 4 | 5 | LD | T0 | R2 | | |
| 12 | 1 | 5 | 10 | 14. | FMUL | +1 | 10 | FO | |
| 13 | 2 | 11 | 14 | 15 | FADD | T2 | TI | FO | |
| I4 | 3 | Ц | 5 | 16 | ADDI | 73 | R2 | | |
| 15 | Ч | 16 | 9 | 17 | LD | 14 | 13 | | |
| I6 | S | 10 | 15 | 18 | FMUL | 75 | 14 | TY | 7 |
| 17 | 6 | 16 | 19 | 20 | FADD | 16 | T5 | T2 | 6 |

Latencies: ALU 1c, MEM 3c, FADD 3c, FMUL 5c, WB 1c, No forwarding.

| Q14. | I2 ente | rs issue : | stage on | cycle , | starts to execute on cycle, enters WB stage on cycle, commits on cycle: |
|------|---------|------------|-----------|-------------|--|
| (a) | 1, | 5, | 10, | 11 | |
| b) | 1, | 6, | 11, | 12 | |
| c) | 1, | 2, | 7, | 8 | |
| d) | 1, | 4, | 9, | 10 | |
| e) | | | | | e, or more than one of the above choices is true. |
| Q15. | I3 ente | rs issue s | stage on | cycle | , starts to execute on cycle, enters WB stage on cycle; |
| a) | 12, | 13, | 16, | 17 | o Tub |
| b) | 2, | 12, | 15, | 16 | 0 |
| (c) | 2, | 11, | 14, | 15 | |
| d) | 2, | 10, | 13, | 14 | |
| e) | None o | f the abo | ove choic | ces is true | e, or more than one of the above choices is true. |
| | | | | 2000 | |
| Q16. | | | stage on | cycle, | , starts to execute on cycle, enters WB stage on cycle, commits on cycle: |
| a) | 3, | 16, | 17, | 18 | |
| b) | 3, | 4, | 15, | 16 | |
| c) | 16, | 17, | 18, | 19 | |
| (d) | 3, | 4, | 5, | 16 | |
| e) | None o | f the abo | ove choic | ces is true | e, or more than one of the above choices is true. |
| | | | | | And the state of t |
| Q17. | I5 ente | rs issue s | stage on | cycle, | , starts to execute on cycle enters WB stage on cycle, commits on cycle: |
| a) | 4, | 17, | 20, | 21 | lingiant |
| (b), | 4, | 6, | 9, | 17 | Insidic |
| c) | 5, | 6, | 9, | 17 | 1 how |

e) None of the above choices is true, or more than one of the above choices is true.

17

Q18. 16 enters issue stage on cycle ___, starts to execute on cycle ___, enters WB stage on cycle ___, commits on cycle ___: (a), 5, 10. 15. 18 5, 7, 10, b) 18 5, 7, 10, 11 c) 5, 12, 15, 18

None of the above choices is true, or more than one of the above choices is true.

e above choices is true, or more than one of the above choices is true.

Part 3: Repeat Part 2 above but now assuming that the ROB has only two entries. The first entry in the ROB has tag T0, while the second entry has tag T1. An instruction cannot enter the issue stage if there is no empty slot in the ROB. Otherwise, the instruction is reserved a slot its destination register is renamed with the appropriate tag.

Use the table below to write your schedule. In the last column, record the renamed register when the corresponding instruction enters the ROB. The first row in the table has been completed for you. Answer questions Q20 to Q31.

| | | Time (cycle) | | | | | | | 5 | |
|----|-------------------------------------|---------------------------|----|-----------|------|-----|------|------|---------------|---|
| | Decode → Issue (enter issue buffer) | Issued (start to execute) | WB | Committed | OP | dst | src1 | src2 | comments | |
| I1 | 0 | 1 | 4 | 5 | LD | T0 | R2 | | F1 renamed T0 | |
| 12 | | 5 | 10 | 11 | FMUL | TI | TO | FO | F2 remmed TI | 5 |
| 13 | 6 | 1. | 14 | 15 | FADD | TQ. | T1 | FO | F3 renamed TO | 3 |
| 14 | 12 | 13 | 15 | 16 | ADDI | TI | R2 | | R2 (chamed T) | 1 |
| 15 | 16 | (- | 20 | 21 | LD - | To | T-1 | | Al renamed To | 3 |
| 16 | 17 | 21 | 26 | 27 | FMUL | TI. | TO | TO | F2 renamed TI | 5 |
| 17 | 22 | 27 | 30 | 31 | FADD | TO | . 11 | F3 | F2 renamed To | 3 |

Latencies: ALU 1c, MEM 3c, FADD 3c, FMUL 5c, WB 1c. No forwarding.

| Q20. | When | Instruction | 12 | enters | the | ROB, | its | registers | are | renamed | as: |
|------|------|-------------|----|--------|-----|------|-----|-----------|-----|---------|-----|
|------|------|-------------|----|--------|-----|------|-----|-----------|-----|---------|-----|

- a) FMUL T0, T0, F0.
- (b) FMUL T1, T0, F0.
- c) FMUL T1, F1, F0.
- d) FMUL T0, F1, F0.
- e) None of the above choices is true, or more than one of the above choices is true.

Q21. I2 enters ROB on cycle ___, starts to execute on cycle ___, enters WB stage on cycle ___, commits on cycle ___:

- a) 1, 6, 11, 12
- b) 5, 6, 11, 12
- c) 6, 7, 12, 13
- (d) 1, 5, 10, 11
- e) None of the above choices is true, or more than one of the above choices is true.

Q22. When Instruction I3 enters the ROB, its registers are renamed as:

- a) FADD T0, F2, F0,
- b) FADD T1, T1, F0.
- (c)) FADD T0, T1, F0.
- d) FADD T1, T0, F0.
- e) None of the above choices is true, or more than one of the above choices is true.

Q23. I3 enters ROB on cycle ___, starts to execute on cycle ___, enters WB stage on cycle ___, commits on cycle ___:

- a) 12, 13, 16, 17
- (b) 6, 11, 14, 15
- c) 5, 11, 14, 15
- d) 6, 12, 15, 16
- e) None of the above choices is true, or more than one of the above choices is true.

Q24. When Instruction I4 enters the ROB, its registers are renamed as:

- a) ADDI T1, T1, 8.
- (b)) ADDI TO, R2, 8.
- c) ADDI T0, T0, 8.
- d) ADDI T1, R2, 8.
- e) None of the above choices is true, or more than one of the above choices is true.


Q25. I4 enters ROB on cycle ___ starts to execute on cycle ___ enters WB stage on cycle ___ commits on cycle __:

- (a) 12, 13, 15, 16
- b) 12, 13, 14, 16
- c) 12, 13, 14, 15
- d) 16, 17, 18, 19
- e) None of the above choices is true, or more than one of the above choices is true.

| Q26. | When II | nstructio | n 15 ente | rs the ROB, its registers are renamed as: |
|------|-------------|------------|------------------|--|
| a) | LD | T1, 5(T0 |)). | |
| b) | LD | T0, 5(R2 | 2). | |
| (c) | LD | T0, 5(T1 | .). | |
| d) | LD | T1, 5(R2 | | 110 cial 1 |
| e) | None of | f the abov | ve choice | es is true, or more than one of the above choices is true. |
| | | | | Le lu b |
| Q27. | 15 enter | s ROB on | cycle | , starts to execute on cycle, enters WB stage on cycle, commits on cycle: |
| a) | 17, | 18, | 21, | 22 |
| (b)) | 16, | 17, | 20, | 21 |
| c) | 13, | 17, | 20, | 21 |
| d) | 13, | 14, | 17, | 20 |
| e) | None of | f the abov | ve choice | es is true, or more than one of the above choices is true. |
| | | | | |
| Q28. | When I | nstructio | n 16 ente | rs the ROB, its registers are renamed as: |
| (a) | FMUL | T1, T0, 7 | ΓО. | |
| b) | FMUL | T0, T1, | Γ1. | |
| c) | FMUL | T1, F1, F | =1. | |
| d) | FMUL | T0, F1, F | -1. | |
| e) | None of | f the abo | ve choice | es is true, or more than one of the above choices is true. |
| | | 000 | | A to be a second as a second will also a second as |
| Q29. | | | | , starts to execute on cycle, enters WB stage on cycle, commits on cycle |
| (a) | 17, | 21, | 26, | 27 |
| b) | 22, | 23, | 28, | 29 |
| c) | 18, | 19, | 24, | 25 |
| d) | 17, | 18, | 23, | 24 |
| e) | None o | f the abo | ve choice | es is true, or more than one of the above choices is true. |
| Q30. | When I | nstructio | n I7 ente | ers the ROB, its registers are renamed as: |
| a) | FADD | T1, T0, I | | |
| b) | FADD | T1, T0, | | |
| c) | FADD | T0, F2, I | | |
| (d) | FADD | T0, T1, | | |
| e) | | | | es is true, or more than one of the above choices is true. |
| -/ | | | | |
| Q31. | 17 enter | rs ROB or | cycle | , starts to execute on cycle, enters WB stage on cycle, commits on cycle |
| a) | 22, | 23, | 26, | 28 |
| b) | 22, | 23, | 26, | 27 |
| (c) | 22, | 27, | 30, | 31 |
| d) | 23, | 27, | 30, | 31 |
| e) | | | | es is true, or more than one of the above choices is true. |
| | | | | |

Problem 3: Branch Prediction (Questions Q32 to Q38)

In this problem, we study the performance of a 2-level branch prediction scheme when executing a loop (single branch). The prediction scheme is a 2-level predictor shown below. It employs 2-bit branch predictor state machines for local prediction as discussed in class. In state 1X, we predict 'not taken', while is state 0X, we predict taken (see FSM below). However, instead of using a 2-bit shift register for global branch history (common for all branches) to select the appropriate 2-bit predictor to use, a 2-bit shift register is maintained for every branch to act as a 2-bit local branch history. In this scheme, the last two outcomes of each branch are tracked in a two-bit shift register (1 for taken, 0 for not), The local history is used to select which 2-bit predictor to use.



Consider the loop shown below. Assume that every time this loop executes, it ends up taking two iterations. Column 1 in Table 5 below shows the values of register R1 to be used to evaluate the branch instruction on each iteration. The history register for B1 is initialized to '00' (row1, column 2), while all local branch predictors are initialized to '10' (columns 3 to 6). Column 7 shows the predicted value of the branch while the final column shows that actual outcome of the branch.

LOOP: LW R1, 4(R2)


SUBI R2, R2, 8

B1: BNEQZ R1, LOOP

Table 5: Branch prediction table. (N: Not taken; T: Taken)

| | System state | | Branch Predictor | | | | Behavior | |
|----|--------------|---------|------------------|--------|--------|--------|-----------|--------|
| | R1 Histor | History | B1 bits | | | | Predicted | Actual |
| | | History | way 00 | way 01 | way 10 | way 11 | Fredicted | Actual |
| 1 | 56 | 00 | 10 | 10 | 10 | 10 | N | T |
| 2 | 38 | | 11 | 10 | 10 | 10 | | |
| 3 | 0 | | | | | | | |
| 4 | 19 | | | Г | | | | |
| 5 | 22 | | | | | | | |
| 6 | 0 | | | | | | | |
| 7 | 88 | | | | | | | |
| 8 | 96 | 1 | | | | | | |
| 9 | 0 | | | | | | | |
| 10 | 11 | | | | | | | |
| 11 | 12 | | | | | | | |
| 12 | 0 | | | | | | | |

| Q3Z. | Start by filling all rows in the History column (column 2) and the final column in Table 5 based on the values of K1 listed in | | | | | | | |
|----------|--|--|--|--|--|--|--|--|
| | umn 1. In updating the History value, the contents of the shift register are shifted to the left, and the new branch outcome | | | | | | | |
| | ue is inserted from the right. Out of the 12 times the branch is executed, how many times it is actually taken? The value of | | | | | | | |
| | History register <u>after</u> the branch executes 12 times is: (choose the correct answer) | | | | | | | |
| a) | Taken 4 times; value of History register is '11'. | | | | | | | |
| b) | Taken 8 times; value of History register is '11'. | | | | | | | |
| c) | Taken 8 times; value of History register is '01'. | | | | | | | |
| d) | Taken 8 times; value of History register is '10'. | | | | | | | |
| e) | None of the above choices is true, or more than one of the above choices is true. | | | | | | | |
| | lout columns 3 to 7 in Table 5. The first row has been completed for you. For row 1, the History register in column 2 is '00', | | | | | | | |
| so way ' | '00' is selected. The stored prediction bits are '10' (bold). The state machine predicts "not taken", which is recorded in | | | | | | | |
| | 7, row 1. Since the branch is actually taken, the prediction bits for way '00' are updated in row 2, column 3 (italic). Fill the | | | | | | | |
| remaini | ng rows in the table in this fashion then answer questions Q33 to Q38. | | | | | | | |
| | | | | | | | | |
| Q33. | Refer to row 4 in the table. The stored prediction bits for way '01' are; The predicted value in column 7 is: | | | | | | | |
| a) | '11'; Taken. | | | | | | | |
| b) | '11'; Not Taken. | | | | | | | |
| c) | '10'; Taken. | | | | | | | |
| d) | '10'; Not Taken. | | | | | | | |
| e) | None of the above choices is true, or more than one of the above choices is true. | | | | | | | |
| Q34. | Refer to row 7 in the table. The stored prediction bits for way '01' are; The predicted value in column 7 is: | | | | | | | |
| a) | '00'; Taken. | | | | | | | |
| b) | '10'; Not Taken. | | | | | | | |
| c) | '00'; Not Taken. | | | | | | | |
| d) | '11'; Not Taken. | | | | | | | |
| e) | None of the above choices is true, or more than one of the above choices is true. | | | | | | | |
| Q35. | Refer to row 12 in the table. The stored prediction bits for way '10' are; The predicted value in column 7 is: | | | | | | | |
| a) | '00'; Taken. | | | | | | | |
| b) | '10'; Not Taken. | | | | | | | |
| c) | '11'; Not Taken. | | | | | | | |
| d) | '00'; Not Taken. | | | | | | | |
| e) | None of the above choices is true, or more than one of the above choices is true. | | | | | | | |
| Q36. | How many times does the predictor mispredict? | | | | | | | |
| a) | 4 times | | | | | | | |
| b) | 5 times | | | | | | | |
| c) | 6 times | | | | | | | |
| d) | 7 times | | | | | | | |
| e) | None of the above choices is true, or more than one of the above choices is true. | | | | | | | |
| Q37. | After training, does the predictor catch the behavior of the loop (i.e. that it runs only two iterations every time it | | | | | | | |
| exe | ecutes)? | | | | | | | |
| a) | Yes | | | | | | | |
| b) | No | | | | | | | |
| c) | Can't tell | | | | | | | |
| d) | It is a coincidence in this example. In other cases, the predictor will not be able to catch the 2-iterations pattern. | | | | | | | |
| e) | None of the above choices is true, or more than one of the above choices is true. | | | | | | | |
| Q38. | To achieve high accuracy on loops that run for 3 iterations instead of 2, how would you modify this prediction scheme? | | | | | | | |
| a) | Make the local branch history 3 bits; Keep 4 two-bit local branch predictors. | | | | | | | |
| b) | | | | | | | | |
| c) | | | | | | | | |
| d) | Make the local branch history 3 bits; Include 4 three-bit local branch predictors. | | | | | | | |
| e) | None of the above choices is true, or more than one of the above choices is true. | | | | | | | |
| 0) | Transfer and and the analysis and as a second as a sec | | | | | | | |



- Q39. Consider an out-of-order pipeline that performs speculative execution using data-in-ROB mechanism as shown above. The register file contains only committed data. Assume there is no renaming table. How does the decode stage find the tag of a source register?
 - a) By searching the 'src1', 'src2', and 'dest' fields in the ROB
 - b) By searching the 'src1' and 'src2' fields in the ROB
 - (c) By searching the 'dest' field in the ROB
 - d) Consulting the renaming table inside the register file.
 - e) None of the above choices is true, or more than one of the above choices is true.
- Q40. Referring to Figure 1, where does the output from the 'Commit' block go?
 - a) To 'src1', 'src2', 'data' fields in ROB
 - b) To 'data' field in ROB
 - (c) To the register file only
 - d) To the register file and the 'data' field in ROB
 - e) None of the above choices is true, or more than one of the above choices is true.
- Q41. Referring to Figure 1, where does the output from the Load Unit and the Function Unit blocks go?
 - (a) To 'src1', 'src2', 'data' fields in ROB
 - b) To 'data' field in ROB
 - c) To the register file only
 - d) To the register file and the 'data' field in ROB
 - e) None of the above choices is true, or more than one of the above choices is true
- Q42. Referring to Figure 1, a renaming table can be added in order to 11

 a) Speed up finding the tag of a source register in decode stage; in this case, the 'dest' field is removed from ROB
 - b) Perform register renaming
 - (c) Speed up finding the tag of a source register in decode stage.
 - d) Speed up finding the tag of a destination register in decode stage
 - e) None of the above choices is true, or more than one of the above choices is true.
- Q43. Referring to Figure 1 and Q42, how does the ROB recover from a branch misprediction?
 - a) By taking snapshots of the entire ROB at each predicted branch; recover earlier ROB snapshot if branch is mispredicted.
 - b) By taking snapshots of the renaming table at each mispredicted branch; recover earlier snapshot if branch is mispredicted; rollback corresponding entry in ROB right before the mispredicted branch.
 - c) By clearing the ROB and the renaming table, and restarting execution
 - d) The 'commit' block always guarantees perfect recovery from mispredicted branches. ROB does not do anything to recover.
 - (e) None of the above choices is true, or more than one of the above choices is true.