

NDU  
Computer Architecture  
CSC 312 Midterm.  
Duration 1 hour 30 minutes.

97/115  
112


April 7, 2008

Name: XXXXXXXXXX

1. The content of PC in the basic computer is 2F9 (all numbers are in hexadecimal). The content of AC is AAAA. The content of memory at address 2F9 is D520. The content of memory at address 520 is 3456. The content of memory at address 345 is FFFF. The content of memory at address 456 is EEEE. Give the contents of the registers PC, AR, DR, AC, IR, SC, E, & I in hexadecimal at the end of the instruction cycle. (20 pts)

PC = 2F9  
AC = AAAA  
M[2F9] = D520  
M[520] = 3456  
M[345] = FFFF  
M[456] = EEEE

20



PC = ~~520~~ 457    DR = No change    IR = D520    E = 0  
AR = 521    AC = No change    SC = 5    I = 1  
PC = AR = 457

2. In an 8-bit registers R1 & R2, starting from an initial value of R1 = 00110110, R2 = 01000111, what will be the value of R1 after each operation. (Use the new value of R1 for each new operation). (10 pts)

Operation	Value of R1
a) R1 ← Shl R1	01101100
b) R1 ← Riv R2	01101111
c) R1 ← Ashr R1	00110111
d) R1 ← R1 + R2	01111110
e) R1 ← Cil R2	10001110

10

a) R1      00 11 0110  
 Shl R1    01 10 1100 → new R1

b) Riv R2

R1	01101100
R2	01000111
	01101111 → new R1

c) Ashr R1

R1:	01101111
Ashr R1	00110111 → new R1

d) R1 + R2

R1	00110111
+ R2	+ 01000111
	01111110 → new R1

e) Cil R2

R2:	01000111
Cil R2	10001110 → new R1

THE DEBATE CLUB

3. Write the minimum sequence of micro-operations for the following instruction:

a.  $AC \leftarrow TR - IR - DR - 2$

$AC \leftarrow TR - (IR + DR + 2)$

(10 pts)

~~$AC \leftarrow 0$~~

$DR \leftarrow IR$

~~$AC \leftarrow IR$~~

$AC \leftarrow DR$

~~$DR$~~

$DR \leftarrow DR + 1$

$DR \leftarrow DR + 1$

$AC \leftarrow DR, DR \leftarrow IR$

$AC \leftarrow AC + DR, DR \leftarrow TR$

$AC \leftarrow \bar{AC}$

$AC \leftarrow AC + 1$

$AC \leftarrow DR + AC$

// DR = 2

AC = DR + 2  
DR = IR

10

THE DEBATE CLUB

3. Write the minimum sequence of micro-operations for the following instruction:

a.  $AC \leftarrow TR - IR - DR - 2$

(10 pts)

$AC \leftarrow TR - (IR + DR + 2)$

~~$AC \leftarrow 0$~~

$DR \leftarrow IR$

$AC \leftarrow DR$

~~$DR$~~

$DR \leftarrow DR + 1$

$DR \leftarrow DR + 1$

$AC \leftarrow DR, DR \leftarrow IR$

$AC \leftarrow AC + DR, DR \leftarrow TR$

$AC \leftarrow \bar{AC}$

$AC \leftarrow AC + 1$

$AC \leftarrow DR + AC$

//  $DR + 2$

$AC = DR + 2$   
 $DR = IR$

10

THE DEBATE CLUB

4. Using the common bus, check if each of the following instructions can be executed in one clock cycle; if yes, what will be the control signals to execute it, if not, say why? (10 pts)

- $M[AR] \leftarrow DR, AC \leftarrow DR, IR \leftarrow 0$
- $PC \leftarrow M[AR], AC \leftarrow AC + DR, PC \leftarrow 0$
- $IR \leftarrow IR + 1, OTR \leftarrow M[AR]$

4) YES  
 $S_2 S_1 S_0 = 011$       write  $WR=1$       ALU (TRANSFER)=1      LD(AC)=1  
 $RD=1$       clear (IR)=1

5) YES  
 $S_2 S_1 S_0 = 111$        $RD=1$       LD(PC)=1      ALU (ADD)=1  
 $LD(AC)=1$       clear (PC)=1

NO since same destination  $\begin{cases} PC \leftarrow 0 \\ PC \leftarrow M[AR] \end{cases}$

6) NO since IR can just load we can not increment

5. The memory unit of the basic computer is to be changed to a  $65536 \times 16$  memory, requiring an address of 16 bits. The instruction format of a memory-reference instruction remains the same for  $I=1$  (indirect address) with the address part of the instruction residing in positions 0 through 11. But when  $I=0$  (direct address), the address of the instruction is given by the 16 bits in the next word following the instruction. Modify the micro-operations during time  $T_2, T_3$ , (and  $T_4$  if necessary) to conform to this configuration. (10 pts)

$T_0$        $AR \leftarrow PC$

$T_1$        $IR \leftarrow M[AR], PC \leftarrow PC + 1$

$T_2$        ~~$AR \leftarrow IR(0,11)$~~        $DATA \leftarrow IR(0,15)$        $I \leftarrow IR(15)$

$T_3$        $I=0 \rightarrow AR \leftarrow PC$

$I=1 \rightarrow AR \leftarrow IR(0,11)$

$T_4$        $AR \leftarrow M[AR]$       when  $I=1$

10

6. Write an assembly program to count the positive values, the negative values, and the zero values in a block of memory starting at address 190, ending at address 200. (20 pts)

```

ORG 100
LDA PTR
CMA
JNC
ADD EXP
JNC
CMA
JNR
STA CON

```

counter - 1

```

HLT
PTR, HEX 190
EXP, HEX 200
CON, DEC 0
ANS, DEC 0
POS, DEC 0
NEG, DEC 0
ZER, DEC 0

```

END

```

LOP, LDA PTR I
SPA
SZA
BUN JOA
ISZ ZER
BUN MEE
ISZ NEG
BUN LAR
ISZ POS
BUN MEE
LAR, ISZ NEG
MEE, ISZ PTR
ISZ CON
BUN LOP

```

11/1/10

ending prog

(10)

THE DEBATE CLUB

6. Write an assembly program to count the positive values, the negative values, and the zero values in a block of memory starting at address 190, ending at address 200. (20 pts)

```

ORG 100
LDA PTR
CMA
JNC
ADD EXP
JNC
CMA
JNR
STA CON

```

counter ←

```

HLT
PTR, HEX 190
EXP, HEX 200
CON, DEC 0
ANS, DEC 0
POS, DEC 0
NEG, DEC 0
ZER, DEC 0

END

```

```

OP, LDA PTR I
SPA
SZA
BUN JOA
ISZ ZER
BUN HEE
ISZ NEG
BUN LAR
ISZ POS
BUN HEE
LAR, ISZ NEG
HEE, ISZ PTR
ISZ CON
BUN LOP

```

11:ive

4 counting prog

(up)

THE DEBATE CLUB

7. Write an assembly program to divide a memory block, starting at address 150 and ending at address 200, into two memory blocks BlockA & BlockB (not necessary of the same size), where BlockA holds the odd operands, and BlockB holds the even operands. Find the ending address for each block if BlockA starts at address 201 and BlockB at address 301. (20 pts)

```
ORG 100
LD A, PTR
CM A
JNC
ADD EXP
JNC
CM A
JNC
STA CON
```

```
HLT
PTR, HEX 150
EXP, HEX 200
CON, DEC 0
ALC, HEX 201
BLB, HEX 301
COA, DEC 0
COB, DEC 0
```

```
BEG, LDA PTR I
CLE
CIR
SZE
BUN ODD
BUN EVE
```

```
ODD, LDA PTR I
STA BLA I
ISZ BLA
ISZ COA
BUN FIN
```

```
EVE, LDA PTR I
STA BLB I
ISZ BLB
ISZ COB
```

```
FIN, ISZ PTR
ISZ CON
HLT
```

ending address of A = 201  
 " " " " B = 301

if no sep = end

BLA is pointer to A  
 BLB " " " B

COA = 0  
 COB = 0

```
LDA BLA I
STA ANA
LDA BLB I
STA ANB
HLT
```

THE DEBATE CLUB



operand is at location 100, and the last operand is at location 101

```

OR C 250
LDA PTR 0
CMA
INC
ADD EXP
SNE
CMA
INC
STA CON

```

```

HLT
PTR, HEX 100
EXP, HEX 150
CON, DEC 0
ANS, DEC 0
NUM, DEC 4
HER, DEC 10
shr twice
CLE
cir

```

counting 0  
Hex of  
PTR 4

~~HEE, LDA PTR I~~



To divide by 4  
I have to shr twice  
but the ? is say I can by 4

```

FIN
ISZ PTR
ISZ CON
BUN HER
ALT

```

```

HER, LDA NUM.
CMA
SNE
ADD PTR I
STA PTR I
STA
BUN HER
SNA
BUN HER
ISZ HER
BUN HLA
BUN ZER

```

Explain to me  
in Class ??

```

HLA SNA: GOOD Luck
BUN HER
BUN FIN
ZER ISZ HER

```

I did long!

8. Extra Problem:

Write an assembly program to count the number of operands that can be divided by (4). The first operand is at location 100, and the last operand is at location 150. (10 pts)

150 - 100

```

OR G250
LDA PTR
CMA
INC
ADD EXP
JNE
CMA
INC
STA CON

```

```

HLT
PTR, HEX 100
EXP, HEX 150
CON, DEC 0
ANS, DEC 0
NUM, DEC 4
...
...
...

```

~~HCB, LDA PTR I~~

Counting  
num of  
4

To divide by 4  
I have to shift twice  
but the ? in case if I can't by 4

```

FIN
ISZ PTR
ISZ CON
BUN HER
ALT

```

```

HER, LDA NUM.
CMA
SNC
ADD PTR I
...
...
...
...
...
...
...
...
...

```

Explain to me  
in class ??

```

MLA SNA
BUN HER
BUN FIN
ZER ISZ HER

```

GOOD Luck

I did long!