


PHY 233

Final


Note: You may save time by answering parts of Q's: 1, 2, 3, 4, 5 on the question sheet itself.

1. The figure shows two sequences and the beginning of a timing diagram. The first column shows the initial state of the two systems. Continue the diagram for at least 8 cycles of the clock. Do you observe a vicious cycle? (10 pts.)




2. The figure shows a simple Asynchronous State machine, a State Transition Diagram, and two maps (M1 and M2).

- Calculate (X) and record it in the map M₁. (2 pts.)
- Identify the stable states on the map M₁. (3 pts.)
- Show the state assignment (a to g) on M₂ (4 pts.)
- Show (AB) on the arrows wherever appropriate (3 pts.)
- Can there be racing? Can this ASM be used? (3 pts.)




3. The figure shows a state transition diagram and a partially filled Implication chart.

- Explain why are 14 of the 21 cells crossed out? (2 pts.)
- Fill the blank cells and identify the redundant state(s) (5 pts.)
- Redraw the minimized state diagram (3 pts.)
- State the operation performed by the ASM. (2 pts.)




4. The figure shows two 3x2 Multiplication blocks used to construct a 3x4 block.

- Show how the inputs are connected to the multiplication blocks (4 pts.)
- Indicate the number of bits on each slash sign marked by (?) (3 pts.)
- Draw the details of the 3x2 block. Do NOT forget to include the correct carry in. Yes, you should have done the HW. (5 pts.)




- At t = 0 we have Q = 1. Continue the timing diagram for 5 cycles. Note that the input J is not connected. (8 pts.)




Answer 8 of the following 13 questions.
The 9th answer will be ignored.

(8x5.5 = 44 pts.)




- a. Evaluate the output of the adder in terms of A&B.
- b. Why is the C pin added to the output?

- c. Why is the power dissipated in a chip proportional to its speed?




- d. Write a Register Transfer Language statement for the Adder circuit shown.

- e. In which situation would one use an SAR and rather than a Continuous ADC?




- f. Identify the two gates that the NAND chip is simulating in the figure.

- g. Why is serial asynchronous data preceded by a "1"?



- h. Identify the chip constructed of Transmission gates.


- i. When is an Associative Memory useful?




- j. Why is the branching shown on x*y* unwise?

- k. In sequential computation, why can loading the length of the numbers be optional?

- l. Identify the segment that looks like 3 highway lanes. What do the indices m & n refer to?



- m. What is the algorithm of the Boozer?
No points for saying: Find booze, drink booze...



- n. Identify the circuit shown. Why is it essentially an ASM?

Good Luck!

$$10+15+2 \times 12+8+44 = 101$$

Bonus: What would be the greatest practical difficulty in constructing an ASM by Logic Works?