

Question #1 (15 points):

Execute the program above at PC = 200 and show the detailed changes of the Control Bits in the table below. (only use zeros and ones)

Clock Cycle	C17	C16	C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0
Cycle 1	0	1	0	0	0	1	0	1	0	1	0	1	1	0	0	1	1	0
Cycle 2	1	0	0	1	1	0	1	0	0	0	1	1	1	0	0	1	1	0
Cycle 3	0	1	1	0	0	0	0	1	1	0	1	0	1	0	0	1	1	0
Cycle 4	1	1	1	0	1	1	1	1	1	1	0	0	1	0	0	1	1	0
Cycle 5	1	0	0	1	0	0	1	1	1	1	1	1	1	0	0	1	0	0

Question #2 (10 points):

Execute the program above at PC = 200 and show the detailed changes of the Control Registers in the table below. (Use only characters and numbers not binary)

	PC	IR	MAR	MBR
Cycle 1	200	AND R ₂ , R ₁	200	AND R ₂ , R ₁
Cycle 2	208	ADD R ₄ , R ₆	204	ADD R ₄ , R ₆
Cycle 3	212	SUB R ₃ , R ₀	208	SUB R ₃ , R ₀
Cycle 4	216	OR R ₇ , R ₃	212	OR R ₇ , R ₃
Cycle 5	220	STORE R ₇ , \$100	216	STORE R ₇ , \$100

Question #3 (15 points):

A computer architecture student at AUST is working on the design of the physical memory address of the Cedar processor. The following data is present to help in the design: the processor has a byte addressable memory of 256 KBytes and a cache block size of 8 Bytes. If the student architect was to design an L1 direct-mapped cache of size 1KBytes, what should the following be:

- $256 = 2^{18}$ ~~bits~~ 2^{10}
 a) The size of the memory address; 18 bits = ~~8+40~~
 b) How is the address partitioned for the cache design. Clearly show the fields and the function of each field; Tag 8 bits | Index 7 bits | Offset 3 bits
 c) Which one of these fields is also stored in cache and why? Offset Tag
 d) If the 1KByte design were to be a 2-way set associative cache, how will the address partitioning change? Tag 9 bits | Index 6 bits | Offset 5 bits

Question #4 (20 points):

A researcher at Akkar Research Laboratories is testing the Cedar processor and its older predecessor, the Pine processor. The only distinction is that the Pine processor has NO cache memory. Both processors have a 64-bit architecture where the connection to the main memory goes through a data bus that can transfer an 8-byte word at once. To read or write one word to main memory on Pine requires 5 nanoseconds (or 20 clock cycles).

The benchmark program TestPC is utilized to evaluate both processors. This program includes two parts, a *for*-loop and the remaining code. There are 6 memory accesses in the body of the *for*-loop that repeats 200 times. In addition to these memory accesses, the benchmark requires 800 memory accesses for the remaining part of the code (for accessing instructions & data).

- a) What is the total memory access time of TestPC on Pine? (in terms of seconds and clock cycles)
 $(6 \times 20 \times 200) + (800 \times 20)$ cycles
 $(6 \times 200 \times 5) + (800 \times 5)$ ns
- b) For Cedar, we know that the cache-hit rate is 80%. When executing TestPC on Cedar, what is the total time spent on memory accesses knowing that a cache hit read requires 2 nanoseconds while the miss penalty of accessing main memory is 20 nanoseconds?
 $(6 \times 20 \times 200) + (800 \times 20)$ ns
- c) What is the average memory access time (AMAT) on Pine and on Cedar?
 $2 + 0.02 \times 20 = 2.4$ ns
 $0 + 0.1 \times 5 = 0.5$ ns
- d) What were the two prime principles that triggered the use of multiple memory levels? Discuss these principles showing the distinction between them.

Processor memory gap cost
 Hit rate 80%
 Hit Time 2ns
 Miss rate 20%
 penalty 20ns
 (1600×20)
 $(1600 \times 5) =$
 Processor memory gap cost
 Hit rate 80%
 Hit Time 2ns
 Miss rate 20%
 penalty 20ns

Question #5 (15 points):

You are asked to pipeline the Cedar processor and call it Oak:

1. Use at least 3 addressing modes, list, describe, and draw how each addressing mode functions.
2. Design and list the different pipeline stages used for Oak and explain what will be performed at each stage of your pipeline.
3. Schedule the following code on the Oak processor showing any stalls that are required:

Code Sequence:

Memory Address	Memory Content
200	AND R2, R1
204	ADD R4, R6
208	SUB R3, R0
212	OR R7, R3
216	STORE R7, \$100

100, R7

	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17
F	D	E	M	W													
	F	D	E	M	W												
		F	D	E	M	W											
			F	D	*	*	OR	OR	OR								
							F	*	*	*	D	M	W				

FD E DF W
 F D E DR W
 F D E DF W
 F D * * * E DF W
 sF D * * * *

Question #6 (25 points):

a) For an instruction set architecture that supports two-operand instructions, compile the following code statement – give the shortest sequence of machine instructions necessary.

$a = c * (b + d / a);$

DIV R4, R1, 7
 ADD R2, R4, 3
 MUL R3, R2, 6
 MOV R1, R3, 6
 22 clock cycles

Assume the following:

- Variables a, b, c, & d are integers already stored in registers at locations R1, R2, R3, & R4 respectively;
- The ALU can perform the addition, division and multiplication operations;
- We are using a single-cycle CPU of 2 GHz.

b) The preceding code statement is found in a *for*-loop with an upper bound of 500 as follows:

```

for (i = 0; i < 500; i++) {
    a = c * (b + d / a);
}
  
```

When this code is compiled, the *for*-statement alone will be translated into four machine-instructions. what will be the CPU execution time for the entire *for*-loop, knowing that the CPU speed is 2 GHz?

$$CPU\ time = \frac{4 + 4 \times 500}{2 \times 10^9} = 1 \mu s$$

c) Trying to evaluate performance, we move to a multi-cycle processor with a clock cycle time of 500 Pico (Pico = 10^{-12}) seconds. For this CPU, the new instruction / cycle's (IPC) requirements are shown in the table below.

Instruction	Clock Cycles
Addition	3
Subtraction	3
Multiplication	6
Division	7
Others	8

$(4 \times 6) + (3 + 6 + 7 + 6) \times 500 \times 10^{-12}$
 $[24 + 11000] \times 500 \times 10^{-12}$
 $= 5.5 \mu s$

Note: The four machine instructions of the *for*-statement and not the *for*-loop body fall under the Others category in the table above. What is the new CPU execution time? What is the speedup over the single-cycle processor?

d) In order to enhance performance, we pipeline the previous multiple-cycle datapath with 5 pipeline stages. What will be the new CPU execution time if the pipeline is perfectly filled?

What is the speedup over the non-pipelined multi-cycle processor? $[8 + (1 \times 4) \times 500] \times 500 \times 10^{-12} = 1 \mu s$

Bonus) If on average the CPI of pipeline stalls is 0.2, how will this affect the execution time? What is the slowdown over the pipelined processor?

W
4.16
5.5

$4000 \times 500 \times 10^{-12}$
 $[24 + (32 \times 5)] \times 500 \times 10^{-12}$
 $(8 + (1 \times 4) \times 500) \times 500 \times 10^{-12}$
 $(24 + 11000) \times 500 \times 10^{-12}$
 $= 5.5 \mu s$

F D E M
 F D E M
 F D E M

$4 + 3 = 7$