

Question 1: Single-cycle CPU implementation (20 points)

You are asked to implement **jr rs** instruction (jump to register rs) in the single-cycle datapath. The format of **jr** instruction is shown below.

Field	op = 0	rs	0	func = 8
Bits	31-26	25-21	20-6	5-0


"Before implementing the **jr** instruction, do parts (a) and (b) as a small warm-up exercise."

Part (a)

The single-cycle datapath from lecture appears below. Clearly mark all wires that are active during the execution of **lw** instruction. (10 points) *marked with green.*

Part (b)

On the diagram below, write (next to the signal's name) values of **all** non-0 control signals required for the **lw** instruction. (5 points)




Part (c)

The single-cycle datapath from lecture (same as on the previous page) appears below. Show what changes are needed to support **jr** instruction. You should only add wires and multiplexers to the datapath; do not modify the main functional units themselves (the memory, register file and ALU). Try to keep your diagram neat! (10 points)

Note: While we're primarily concerned about correctness, full points will only be rewarded to solutions that do not lengthen the clock cycle. Assume that the ALU, Memory and Register file all take 2ns, and everything else is instantaneous.

Part (d)

On the diagram below, write (next to the signal's name) values of **all** non-0 control signals required for the **jr** instruction. (5 points)



Question 2: Multi-cycle CPU implementation and its performance (20 points)

Assume that the ALU can perform the max2 operation (i.e., return the greater of 2 inputs):

$$\text{alu_result} = (\text{A_input} > \text{B_input}) ? \text{A_input} : \text{B_input};$$

ALUOp for this instruction is MAX2.

Given this improved ALU, implement the **max4** instruction that writes into register **rd** the largest value of 4 registers:

$$\text{max4 } \text{rs}, \text{rt}, \text{rd}, \text{rm} \# \text{rd} = \max(\text{rs}, \text{rt}, \text{rd}, \text{rm})$$

destination

Note that register **rd** is both an *input* and an *output*. Instruction **max4** has the following format:


Field	op	rs	rt	rd	rm	func
Bits	31-26	25-21	20-16	15-11	10-6	5-0

Part (a)

The multicycle datapath from lecture appears below. Show what changes are needed to support **max4**. You should only add wires and multiplexers to the datapath; do not modify the main functional units themselves (the memory, register file, and ALU). Try to keep your diagram neat! (10 points)


Note: While we're primarily concerned about correctness, full points will only be rewarded to solutions that use a **minimal number of cycles** and do not lengthen the clock cycle. Assume that the ALU, Memory and Registerfile all take 2ns, and everything else is instantaneous.

rs & rt are 1st compared, their result goes back to be saved in rs & if it will be compared with rt, their result saved in rs will now be compared with rd (found in mem?) due to multiplex. The max of 4 will be written in rd. (Wrt)



Part (b)


The **max4** instruction can be used in place of three branch instructions, reducing the number of instructions that need to be executed. Below are two functionally equivalent programs; the second of which uses the **max4** instruction:



Program 1

```

lw v0, 0(a0)
add a1, a0, 12
label: add a0, a0, 4
lw t1, 0(a0)
slt t2, t1, v0
bne t2, $zero, skip
move v0, t1
skip: bne a0, a1, label
jr $ra
    
```



Program 2

```

lw t0, 4(a0)
lw t1, 8(a0)
lw t2, 12(a0)
max4 v0, t0, t1, t2
jr $ra
lw v0, 0(a0)
    
```

7+7+7+7

always taken.

Assume the datapath and control that you implemented in parts (a) and (b); assume **slt** and **move** can be considered as R-type instructions and **jr** and **bne** take the same amount of time as **beq**. Also assume that the first element in the input array is the largest (so that the first branch of program 1 is always taken). How much faster (or slower) is program 2 than program 1? You may leave your answer as a fraction. (10 points)

For program 1:

total # of instrs: 7+7+7+7+1 = 29
 assume 5cc / instr.
 cc. time = 5cc
 => Exec time = 29 x 5 = 145

For program 2:

6 instructions, assume 5 c.c. / instruction
 and c.c. time = 5cc.
 => Exec. time = 6 x 5 x 1 = 30 sec.

ratio = $\frac{\text{Exec time}(1)}{\text{Exec time}(2)} = \frac{145}{30} \Rightarrow (2) \text{ is faster by } \frac{80}{145} \text{ than } (1) \Rightarrow 2 \text{ is of higher performance}$



Part (c)

What is average CPI of program 1? You may leave your answer as an expression. (5 points)

$$CPI = \frac{\# \text{ of clock cycles}}{\# \text{ of instructions}} = \frac{5 \text{ cc} \times 29 \text{ instr}}{29} = 5 \text{ cc./instr.}$$

Question 3: More performance (20 points)

18

Part (a)

Assume the following delays for the main functional units:

Functional Unit	Time delay
Memory	5 ns
ALU	4 ns
Register File	3 ns

Given the following instructions: **lw**, **sw**, **add**, **beq**, calculate:

- minimum time to perform each instruction
- time required on a single-cycle datapath (from q. 1)
- time required on multi-cycle datapath (from q. 2).

Write your answers in the table below. State any assumptions. (10 points)

Time to perform the instruction:

Instruction	minimum time	in single-cycle	in multi-cycle
lw	20 ns	$5 + 3 + 4 + 5 + 3 = 20 \text{ ns}$	$5 + 3 + 4 + 5 + 3 = 20 \text{ ns}$
sw	12 ns	$5 + 3 + 4 + 5 = 17 \text{ ns}$	$5 + 3 + 4 + 5 = 17 \text{ ns}$
add	15 ns	$5 + 3 + 4 + 3 = 15 \text{ ns}$	$5 + 3 + 4 + 3 = 15 \text{ ns}$
beq	12 ns	$5 + 3 + 4 = 12 \text{ ns}$	12 ns

see left for each clock cycle
 $\rightarrow 5$
 \downarrow
 $5 + 5$

all take the length of the longest $\rightarrow 20$

10

Part (b)

How much faster than a 1 GHz single-cycle MIPS processor would a 3.0 GHz Pentium4 x86 processor be if it achieved a CPI of 0.5 on a workload? (6 points)
assume same no. of instr. I.



$$\frac{\text{Performance of single}}{\text{Perf of Pentium}} = \frac{\text{Exec. of Pent}}{\text{Exec. of single}} = \frac{0.5 \times I \times \frac{1}{3 \text{ GHz}}}{I \times \frac{1}{1 \text{ GHz}}} = \frac{0.5}{3 \times 10^9 \text{ Hz}}$$

⇒ Pentium 4 is of better performance by $\frac{3 \times 10^9}{0.5}$

Question 4: Pipelining and forwarding (20 points)

Part (a)

Show or list all of the dependencies in this program. For each dependency, indicate which instructions and register are involved. (6 points)



Part (b)


The pipelined datapath on the next page shows the fifth cycle of executing this program, including values for several of the stages. Fill in the ten remaining values, marked with a ? symbol, in the EX and MEM stages. (20 points; 2 points each)

10

N.B.:

- Write your answers directly on the diagram, but write clearly.
- Show decimal values.
- Assume that registers initially contain their number plus 100: \$2 contains 102, \$8 contains 108, etc.
- Write 'X' for any numbers that cannot be determined.

Note! Assume forwarding is done!



Question 5: Pipelining performance (20 points)

IPG	FET	ROT	EXP	REN	WLD	REG	EXE	DET	WRB
1	2	3	4	5	6	7	8	9	10

One CPU manufacturer has proposed the 10-stage pipeline above for a 500MHz (2ns clock cycle) machine. Here are the correspondences between this and the MIPS pipeline:

- Instructions are fetched in the FET stage.
- Register reading is performed in the REG stage.
- ALU operations *and* memory accesses are both done in the EXE stage.
- Branches are resolved in the DET stage.
- WRB is the writeback stage.

Part (a)

How much time is required to execute one million instructions on this processor, assuming there are no dependencies or branches in the code? (5 points)

$$\text{Execution time} = \cancel{(1,000,000 \times 10)} * (999,999 \times$$

$$= \# \text{ of C.C.s.} \times \text{C.C. time}$$

$$= \# \text{ of inst.} \times \text{CPI} \times \text{C.C. time}$$


$$= 1,000,000 \times 10 \times 2\text{ns}$$

$$= 20,000,000 \text{ ns.} \approx 20,000,018 \text{ ns.}$$

Part (b)

Without forwarding, how many stall cycles are needed for the following code fragment? (5 points)

lw $\overset{dest}{\$t0}, 0(\$a0)$
 add $\$v1, \$t0, \$t0$ ^{src}



→ 2 stalls for the 2nd ID to be in the same c.c. as WB of the 1st instr.

Part (c)

If a branch is miss-predicted, how many instructions would have to be flushed from the pipeline? (5 points)

Instructions to be flushed depend on # of instruction skipped due to branch, assuming that branch is taken due to prediction.

Part (d)

Assume that a program executes one million instructions. Of these, 15% are load instructions which stall, and 10% of the instructions are branches. The CPU predicts branches correctly 75% of the time. How much time will it take to execute this program? (10 points)

$$\text{Exec. time} = \text{Execution time assuming good prediction (100\%)} + 15\% \text{ of the exec. time assuming good prediction (100\%)}$$

Performance

1. Formula for computing the CPU time of a program P running on a machine X:

$$\text{CPU time}_{X,P} = \text{Number of instructions executed}_P \times \text{CPI}_{X,P} \times \text{Clock cycle time}_X$$

2. CPI is the average number of clock cycles per instruction:

$$\text{CPI} = \text{Number of cycles needed} / \text{Number of instructions executed}$$

3. Speedup is a metric for relative performance of 2 executions.

$$\begin{aligned} \text{Speedup} &= \text{Performance after improvement} / \text{Performance before improvement} \\ &= \text{Execution time before improvement} / \text{Execution time after improvement} \end{aligned}$$